

Notice of References Cited	Application/Control No. 09/817,321	Applicant(s)/Patent Under Reexamination ROYER ET AL.	
	Examiner Thong H. Vu	Art Unit 2142	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,941,271 B1	09-2005	Soong, James W.	705/3
*	B	US-6,035,404 A	03-2000	Zhao, Yan	726/6
*	C	US-6,856,970 B1	02-2005	Campbell et al.	705/35
*	D	US-2002/0065818 A1	05-2002	Starr, Ronald E.	707/5
*	E	US-2002/0133641 A1	09-2002	Royer et al.	709/329
*	F	US-2002/0095584 A1	07-2002	Royer et al.	713/183
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Time-lining computer evidence□□Hosmer, C.; Information Technology Conference, 1998. IEEE□□1-3 Sept. 1998 Page(s):109 - 112
	V	On the performance verification of embedded systems with concurrent dynamic applications□□Kalavade, A.; Moghe, P.; Signals, Systems and Computers, 1996. 1996
	W	Dynamic reconfiguration to support concurrent applications□□Jean, J.; Tomko, K.; Yavagal, V.; Cook, R.; Shah, J.; FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on 15-17 April 1998 Page(s):302 - 303
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.